

Refine Search

Search Results -

Terms	Documents
(backplane near3 (card or board))same switch\$3 same (hot adj1 (plug\$4 or swap\$4))	15

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L1

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Monday, November 01, 2004 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
	DB=PGPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L1</u>	(backplane near3 (card or board))same switch\$3 same (hot adj1 (plug\$4 or swap\$4))	15	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1	0

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L2

Search History

DATE: Monday, November 01, 2004 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
	<i>DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
<u>L2</u>	L1	0	<u>L2</u>
	<i>DB=PGPB,USPT,USOC; PLUR=YES; OP=OR</i>		
<u>L1</u>	(backplane near3 (card or board))same switch\$3 same (hot adj1 (plug\$4 or swap\$4))	15	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
(439/92 361/695 361/720 361/752 361/683 361/687 709/222 709/227 709/219 709/203 709/223 710/301 710/302 710/72 710/304 307/46 307/66 363/123 713/100).ccls.	21744

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L3

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Monday, November 01, 2004 [Printable Copy](#) [Create Case](#)

SetName Query

side by

side

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L3 710/301,302,72,304;713/100;709/222,227,219,203,223;361/695,720,752,683,687;363/123;439/92

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L2 L1

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 (backplane near3 (card or board))same switch\$3 same (hot adj1 (plug\$4 or swap\$4))

END OF SEARCH HISTORY

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments	Error Definition	Err
1	BRS	L1	98	(backplane near3 (card or board)) same switch\$3 same	USPAT	2004/11/01 13:11			0
2	BRS	L2	8	(backplane near3 (card or board)) same switch\$3 same	USPAT	2004/11/01 13:12			0

EAST - [Untitled1:1]

File View Edit Tools Window Help

Drafts
 Pending
 Active
 L1: (24507) DC near10 powe
 L2: (0) 11 same (distribut
 L3: (8) 11 same (distribut
 Failed
 Saved
 Favorites
 Tagged (0)
 UDC
 Queue
 Trash

Search List Browse Queue Clear

DBs: USPAT

Default operator: OR

☒ Plurals
☒ Highlight all hit terms initially

BRS1... S&R... Image Text HTML

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments	Error	Definition	Err
1	BRS	L1	24507	DC near10 power near10 source	USPAT	2004/11/01 13:52				0
2	BRS	L2	0	11 same (distribut\$3 or provid\$3) same	USPAT	2004/11/01 13:55				0
3	BRS	L3	8	11 same (distribut\$3 or provid\$3) same	USPAT	2004/11/01 13:55				0

Start EAST - [Untitled1:1]

EAST - [Untitled1:1]

File View Edit Tools Window Help

Drafts
 Pending
 Active
 L1: (98) (backplane near3 (c
 L2: (8) (backplane near3 (c
 Failed
 Saved
 Favorites
 Tagged (0)
 UDC
 Queue
 Trash

Search
 DBs: USPAT
 Default operator: OR
☒ Plurals
☒ Highlight all hit terms initially

(backplane near3 (card or board)) same switch\$3 same (hot
 adj1 (plug\$4 or swap\$4))

BRSI... IS&R... Image Text HTML

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef R
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6771514 B1	20040803	12	Keyed bumper device for electronic card and/or	361/786	361/787; 361/788;
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6675254 B1	20040106	26	System and method for mid-plane interconnect using	710/316	709/239; 710/317
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6591324 B1	20030708	7	Hot swap processor card and bus	710/302	710/300
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6528904 B1	20030304	9	Power management strategy to support hot swapping of	307/140	307/119; 307/135;
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6347345 B1	20020212	17	Information transfer apparatus having control	710/20	370/229; 370/230;
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6212586 B1	20010403	10	Hot-swappable high speed point-to-point interface	710/302	326/21; 326/90;
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6091609 A	20000718	25	Electronic circuit card having transient-tolerant	361/794	307/43; 361/729;
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6032209 A	20000229	11	Hot-swappable high speed point-to-point interface	710/302	326/21; 326/90;

Start EAST - [Untitled1:1]

EAST - [Untitled1:1]

File View Edit Tools Window Help

Drafts
Pending
Active
 L1: (24507) DC near10 powe
 L2: (0) 11 same (distribut
 L3: (8) 11 same (distribut
Failed
Saved
Favorites
Tagged (0)
UDC
Queue
Trash

Search

DBs: ☒ Plurals

Default operator: ☒ Highlight all hit terms initially

11 same (distribut\$3 or provid\$3) same ((operational or desired) near3 voltages)

BRS:

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef R
1	<input type="checkbox"/>	<input type="checkbox"/>	US 5994875 A	19991130	15	Battery charging apparatus and method with charging	320/132	320/136
2	<input type="checkbox"/>	<input type="checkbox"/>	US 5790392 A	19980804	10	Intelligent power supply with staged loading	363/49	323/901; 363/78
3	<input type="checkbox"/>	<input type="checkbox"/>	US 5352349 A	19941004	15	Method for reviving an electrode of a biosensor	205/778	204/402; 204/403.11;
4	<input type="checkbox"/>	<input type="checkbox"/>	US 5081442 A	19920114	15	Fault detector for an air bag system	340/438	280/734; 280/735
5	<input type="checkbox"/>	<input type="checkbox"/>	US 5033112 A	19910716	21	Closed loop, programmable power and communication	398/110	340/310.08; 398/111;
6	<input type="checkbox"/>	<input type="checkbox"/>	US 4258991 A	19810331	15	Electronic flash apparatus for a camera	396/203	315/133; 396/284;
7	<input type="checkbox"/>	<input type="checkbox"/>	US 4200795 A	19800429	14	Pulsate X-ray generating apparatus	378/106	378/101; 378/4
8	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 4012617 A	19770315	14	Power controller for microwave magnetron	219/716	219/718; 323/223;

Start EAST - [Untitled1:1]

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Your search matched **1** of **1085387** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

backplane and (card or board) and switch* and (plug

☐ Check to search within this result set
Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Signal switching in automated test system for the transfer function characterization**

Manuel, A.; Roset, X.; Gomez, J.; Garrido, A.; Carlosena, A.; Romos, R.;
 Instrumentation and Measurement Technology Conference, 1999. IMTC/99.
 Proceedings of the 16th IEEE , Volume: 2 , 24-26 May 1999
 Pages:1206 - 1210 vol.2

[\[Abstract\]](#)
[\[PDF Full-Text \(672 KB\)\]](#)

IEEE CNF

Print Format

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

[Search Results](#) [\[PDF FULL-TEXT 672 KB\]](#) [DOWNLOAD CITATION](#)

 Request Permissions
RIGHTSLINK
COPYRIGHT CLEARANCE CENTER, INC.

Signal switching in automated test system for the t function characterization

Manuel, A. Roset, X. Gomez, J. Garrido, A. Carlosena, A. Romos, R.

Escola Univ. Politecnica de Vilanova i la Geltru, Spain;

 This paper appears in: **Instrumentation and Measurement Technology C 1999. IMTC/99. Proceedings of the 16th IEEE**

Meeting Date: 05/24/1999 - 05/26/1999

Publication Date: 24-26 May 1999

Location: Venice Italy

On page(s): 1206 - 1210 vol.2

Volume: 2

Reference Cited: 7

Number of Pages: 3 vol.xl+1937

Inspec Accession Number: 6440113

Abstract:

This paper is focussed on a low cost modular instrumentation system achieve GPIB interface target using VLSI specialized integrated circuits and several m capabilities programmable instrument targets have been designed to provide and versatile instrumentation system using a support bus to interconnect the module-instrument STD **backplane**. A computer-based virtual instrument (VI) perform a dynamical characterization of DC-DC **switching** converters has been implemented using this modular instrument, the VI is devoted to the test of t devices used as duty cycle controllers in the design of **switched** DC-DC conv. VI has been implemented using a **switching** module which has been designe **plug-in card** in the STD bus instrumentation system, performing both signal data acquisition. As an example, Y_{in} and Z_{out} characterization of a PWM-base converter have been obtained

Index Terms:

DC-DC power convertors PWM power convertors VLSI automatic test equipment modules pulse width modulation transfer functions virtual instrumentation DC-DC converters GPIB interface target PWM devices PWM-based boost converter STD instrumentation VLSI Y_{in} characterization Z_{out} characterization automated test sys computer-based virtual instrument data acquisition duty cycle controllers dynamical

[characterization](#) [low cost modular instrumentation](#) [modular instrument](#) [module-instru](#)
[backplane](#) [programmable instrument targets](#) [signal routing](#) [signal switching](#) [sup](#)
[switched DC-DC converters](#) [transfer function](#)

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

[Search Results](#) [\[PDF FULL-TEXT 672 KB\]](#) [DOWNLOAD CITATION](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) |
[New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online](#)
[Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved



US006675254B1

(12) **United States Patent**
Wachel

(10) Patent No.: **US 6,675,254 B1**
(45) Date of Patent: **Jan. 6, 2004**

(54) **SYSTEM AND METHOD FOR MID-PLANE
INTERCONNECT USING SWITCHED
TECHNOLOGY**

(75) Inventor: **Robert D. Wachel, Altadena, CA (US)**

(73) Assignee: **Intel Corporation, Santa Clara, CA
(US)**

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 442 days.

(21) Appl. No.: 09/676,173

(22) Filed: **Sep. 29, 2000**

(51) Int. Cl.⁷ **G06F 1/00**

(52) U.S. CL. **710/316; 710/317; 709/239**

(58) Field of Search **710/305-306,
710/316-317, 300-302; 709/201, 227, 229-230,
238-242**

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,161,156 A * 11/1992 Baum et al. 709/200
5,978,881 A * 11/1999 Leblum 710/316
6,105,122 A * 8/2000 Muller et al. 712/1
6,112,271 A * 8/2000 Lanus et al. 710/308
6,134,589 A * 10/2000 Hultgren 709/227
6,247,077 B1 * 6/2001 Muller et al. 710/74
6,456,498 B1 * 9/2002 Larson et al. 361/752
6,473,827 B2 * 10/2002 McMillen et al. 710/316

OTHER PUBLICATIONS

Savory, US 2001/00361178, Telecommunications switch
with programmable call processing and real-time account
management for switching and billing call all common
informational protocols on a single switch and network,
Nov. 1, 200.*

CompactPCI Specification Short Form, Sep. 2, 1997.*

* cited by examiner

Primary Examiner—Paul R. Myers

Assistant Examiner—Raymond N Phan

(74) Attorney, Agent, or Firm—Kenyon & Kenyon

(57) **ABSTRACT**

A system and method for transferring information at a fast rate between add-in cards in a rack mount system are described. In one embodiment, the invention allow all the add-in cards within the rack mount system to be interconnected. All the main cards within the rack mount system connect to a switch card using point-to-point differential copper pairs. All communication over these differential copper pairs use a messaging protocol that provides a messaging protocol destination address that is used to route the information to the intended destination main card. The messaging protocol may be the Ethernet protocol. In an alternative embodiment, data redundancy is provided by having two switch cards in the rack mount system. A particular main card transmits one set of information to the first switch card and a second set of information (that is identical to the first set of information) to the second switch card. The first switch card routes the first set of information to a particular one of the main card that is the intended destination and the second switch card routes the second set of information to the destination main card (i.e., the first switch card and the second switch card transfer the first set of information and the second set of information to the same destination main card). The destination main card uses the information that is first-to-arrive but if the information that is first-to-arrive has an error, then the later-to-arrive information is selected for use. The point-to-point differential copper pairs between the main cards and the one or more switch cards are referred to as a switched Ethernet interconnect. The switched Ethernet interconnect may be integrated within the mid-plane or using external cables.

18 Claims, 15 Drawing Sheets





US006591324B1

(12) **United States Patent**
Chen et al.

(10) Patent No.: **US 6,591,324 B1**
(45) Date of Patent: **Jul. 8, 2003**

(54) **HOT SWAP PROCESSOR CARD AND BUS**

(75) Inventors: Hsiang-Chan Chen, Taipei (TW);
Hui-Guo Tung, Taipei Hsien (TW)

(73) Assignee: Netcom International Co. Ltd.,
Chung-Ho (TW)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 386 days.

(21) Appl. No.: 09/614,563

(22) Filed: Jul. 12, 2000

(51) Int. Cl.⁷ G06F 13/00

(52) U.S. Cl. 710/302; 710/300

(58) Field of Search 710/300, 301,
710/302, 303, 304; 714/11, 13, 41

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,922,077 A • 7/1999 Espy et al. 7147

5,953,314 A • 9/1999 Ganmkhi et al. 370/220
5,986,880 A • 11/1999 Santeler et al. 361/684
6,061,752 A • 5/2000 Jones et al. 710/302
6,282,596 B1 • 8/2001 Bealkowski et al. 710/302

* cited by examiner

Primary Examiner—Kuan M. Thai


Assistant Examiner—Tim Vo

(74) Attorney, Agent, or Firm—Winston Hsu

(57) **ABSTRACT**

A processor card has a connector for plugging into a processor slot, signal switching circuitry electrically connected to the connector, power switching circuitry for controlling power to the processor card and a processor electrically connected to the signal switching circuitry. The power switching circuitry allows power to be selectively delivered to the processor card, and the signal switching circuitry enables the processor card to be hot swapped in and out of a PCI hot swap bus. The processor card works in conjunction with a similar processor card on the bus to perform the hot swap procedure.

14 Claims, 2 Drawing Sheets





US006212586B1

(12) **United States Patent**
Mros et al.

(10) Patent No.: **US 6,212,586 B1**
(45) Date of Patent: ***Apr. 3, 2001**

(54) **HOT-SWAPPABLE HIGH SPEED POINT-TO-POINT INTERFACE**

(75) Inventors: Stanley P. Mros, Roseville; Kevin J. Jenkins, Elk River, both of MN (US)

(73) Assignee: Storage Technology Corporation, Louisville, CO (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: 09/456,659

(22) Filed: Dec. 9, 1999

Related U.S. Application Data

(63) Continuation of application No. 09/122,540, filed on Jul. 24, 1998, now Pat. No. 6,032,209.

(51) Int. Cl.⁷ G06F 13/00; G06F 13/14; H02J 1/16; H03K 17/16

(52) U.S. Cl. 710/103; 710/106; 326/21; 326/90

(58) Field of Search 710/101-103, 710/1-2; 326/21, 90

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,024,501 • 5/1977 Herring et al. 375/220

4,697,858 • 10/1987 Balakrishnan 439/61
4,736,124 4/1988 McFarland, Jr. .
5,220,211 6/1993 Christopher et al. .
5,247,619 • 9/1993 Mutoh et al. 710/103
5,455,917 10/1995 Holeman et al. .
5,530,302 6/1996 Hamre et al. .
5,761,463 6/1998 Allen .
5,930,275 • 7/1999 Horst 327/47

OTHER PUBLICATIONS

Cleon Petry & Todd Pearson, ECL Applications Engineering, Designing with PECL(ECL at + 5.0V), No. AN1406, pp. 5-61 to pp. 5-68.

Stephen G. Konsowski & Arden R. Helland, Electronic Packaging of High Speed Circuitry, 14.6.4-14.6.5, 1997.

* cited by examiner


Primary Examiner—Sumati Lefkowitz

(74) *Attorney, Agent, or Firm*—Brooks & Kushman P.C.

(57) **ABSTRACT**

Transmission between two cards is disabled if power is not supplied to one of the cards. The system includes a first card generating a first power signal based on power applied to the first card. A second card, in communication with the first card, generates a second power signal based on power applied to the second card. A transmitter on the first card transmits to a receiver on the second card. The transmitter is disabled from transmitting based on the second power signal and the receiver is disabled from receiving based on the first power signal.

12 Claims, 4 Drawing Sheets



US-PAT-NO: 5081442

DOCUMENT-IDENTIFIER: US 5081442 A

TITLE: Fault detector for an air bag system

----- KWIC -----

Brief Summary Text - BSTX (9):

The comparator circuit 8 consists of resistors 81 to 83 connected in series for dividing the voltage of the dc power source 1 and thereby providing reference voltages, an operational amplifier 84 a non-inverted input terminal of which is connected to a junction of resistors 81 and 82 whilst an inverted input terminal of which is connected to the output terminal of the operational amplifier 75, an operational amplifier 85 an inverted input terminal of which is connected to a junction of resistors 82 and 83 whilst a non-inverted input terminal of which is connected to the output terminal of the operational amplifier 75, and an AND gate 86 for multiplying the outputs of the operational amplifiers 84 and 85.

United States Patent (19)

Ito et al.

[11] Patent Number: 5,081,442

[45] Date of Patent: Jan. 14, 1992

US005081442A

[54] FAULT DETECTOR FOR AN AIR BAG SYSTEM

[75] Inventors: Hisatsugu Ito; Takashi Furui, both of Saitama, Japan

[73] Assignee: Mitsubishi Denki Kabushiki Kaisha, Tokyo, Japan

[21] Appl. No.: 894,961

[22] Filed: Sep. 19, 1990

[30] Foreign Application Priority Data

Dec. 20, 1989 [JP] Japan 1-328362

[51] Int. Cl. B60Q 1/00; B60R 21/32

[52] U.S. Cl. 340/438; 280/738; 280/734

[58] Field of Search 340/438, 439, 500, 425.5; 280/734, 735; 180/271; 307/9.1, 10.1

[56] References Cited

U.S. PATENT DOCUMENTS

4,945,336 7/1990 Itoh et al. 340/438
4,956,631 9/1990 Itoh 340/438

FOREIGN PATENT DOCUMENTS

61-97219 12/1986 Japan


Primary Examiner—Donnie L. Croeland

Attorney, Agent, or Firm—Burns, Doane, Swecker & Mathis

[57] ABSTRACT

A fault of a trigger resistor or a squib resistor of an air bag system is monitored together with other resistors by utilizing a balanced Wheatstone bridge for providing an inexpensive and highly reliable fault detector, wherein first and second junctions of the Wheatstone bridge are connected alternately to a dc amplifier circuit with use of first and second switching circuits for applying a voltage across the squib resistor and a reference voltage alternately on an input terminal of the dc amplifier circuit, amplified voltages are fed from the dc amplifier circuit to a decision circuit to check whether or not the voltage across the squib resistor is within an allowable limit from the reference voltage, the amplified reference voltage is fed from the dc amplifier circuit to a voltage regulating circuit, which has a feedback circuit to the dc amplifier circuit, with use of a third switching circuit for adjusting an output of the voltage regulator to the center value of the input voltage range of the decision circuit, and thereby making it possible to measure a voltage difference at the first and second junctions without being influenced by a fluctuation of the supply voltage or a change of resistance ratio of acceleration sensors.

11 Claims, 7 Drawing Sheets




Detailed Description Text - DETX (2):

Referring initially to FIG. 1, a simplified overview of the system according to the invention illustrates mains voltage 10 from the utility service introduced to the building (not shown) at the load centre 12. In addition to the normal 110 volt, 60 Hz. the load centre or power source means is adapted to deliver 48 volts D.C. from a 48 V. DC converter 14. In accordance with the invention both of these voltages are available for distribution over a pair of electrical power conductors included in the power distribution cables 16 shown in solid line in FIG. 1. Also included in the distribution cable is an optical fiber 18 shown in dotted line running in parallel with the electrical power conductors. As illustrated the distribution cable 16 interconnects the power source 12 to the control interface 20 from which the distribution cable 16 extends to a plurality of power receptacles 22. Each receptacle 22 connected to the control interface 20 has in addition to a power delivery socket 24 a coupler 74 as best seen in FIG. 7C, capable of receiving a signal from the optical fiber 18 and transmitting a signal back to the optical fiber 18. The plug 26 mating with the socket 24 and attached to the appliance 28 for delivering power thereto also may include a coupler 74 connected to an optical fiber 18 which runs in parallel with power conductors to the appliance. Appliances in accordance with the invention may be provided with a pre-programmed microprocessor (not shown) which includes operational data specific to the appliance. When an appliance 28 is plugged into the socket 24 the control interface 20 transmits via the optical fiber 18 a light wave interrogation signal to the microprocessor. The interrogation signal is processed by the microprocessor and in response thereto returns a light signal via the optical fiber 18, which signal includes operational data such as voltage requirements, current range, operating frequency and operating temperature. The control signal from the microprocessor in the appliance 28 is assessed by the control interface 20 and if the data is within the specified conditions for that appliance the control interface 20 will, via the optical fiber 18, direct the power source 12 to provide the requested power to the appliance 28. The power source 12 includes switch means 15 which in response to a command signal from the control interface 20 selects the appropriate power from the bank of available power ranges in the power source. Thus, if the appliance 28 calls for 48 volts DC the switch means 15 will connect the appliance 28 to the 48 volt DC power source. Once having received the requirements of the appliance, the flow of power is continuously monitored to that particular cable, and if the draw of power deviates from the specified conditions, the power for the cable is switched off, and for example an alarm might be given.

[45] Date of Patent: Jul. 16, 1991

24 Clauses, 10 Drawing Sheets



Hit List

[Clear](#) [Generate Collection](#) [Print](#) [Fwd Refs](#) [Bkwd Refs](#)
[Generate OACS](#)

Search Results - Record(s) 1 through 5 of 5 returned.

☐ 1. Document ID: US 20020078290 A1

Using default format because multiple data bases are involved.

L4: Entry 1 of 5

File: PGPB

Jun 20, 2002

PGPUB-DOCUMENT-NUMBER: 20020078290

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20020078290 A1

TITLE: Cluster computer network appliance

PUBLICATION-DATE: June 20, 2002

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Derrico, Joel Brian	Atlanta	GA	US	
Freet, Paul Jonathan	Duluth	GA	US	

US-CL-CURRENT: 710/302

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	---------

☐ 2. Document ID: US 6591324 B1

L4: Entry 2 of 5

File: USPT

Jul 8, 2003

US-PAT-NO: 6591324

DOCUMENT-IDENTIFIER: US 6591324 B1

TITLE: Hot swap processor card and bus

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	---------

☐ 3. Document ID: US 6212586 B1

L4: Entry 3 of 5

File: USPT

Apr 3, 2001

US-PAT-NO: 6212586

DOCUMENT-IDENTIFIER: US 6212586 B1

TITLE: Hot-swappable high speed point-to-point interface

h e b b g e e f e c h e f b e

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMMC	Drawn De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	----------

☐ 4. Document ID: US 6091609 A

L4: Entry 4 of 5

File: USPT

Jul 18, 2000

US-PAT-NO: 6091609

DOCUMENT-IDENTIFIER: US 6091609 A

TITLE: Electronic circuit card having transient-tolerant distribution planes

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMMC	Drawn De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	----------

☐ 5. Document ID: US 6032209 A

L4: Entry 5 of 5

File: USPT

Feb 29, 2000

US-PAT-NO: 6032209

DOCUMENT-IDENTIFIER: US 6032209 A

TITLE: Hot-swappable high speed point-to-point interface

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMMC	Drawn De
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	----------

Clear

Generate Collection

Print

Fwd Refs

Bkwd Refs

Generate OACS

Terms

Documents

L1 and L3

5

Display Format: -

Change Format

[Previous Page](#)[Next Page](#)[Go to Doc#](#)